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The operation of a two-phase charge-coupled shift register
is discussed and analyzed. A parametric study for simultane-
ous operation with more than one input signal is presented.
The output circuit is analyzed for its contribution to non-
linearity. An analog signal processing linear model of the
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I. INTRODUCTION
Charge-coupled semiconductor devices (CCD's) were inven-
ted in 1970 at the Bell Laboratories [Ref. 1]. Since their
invention and initial experimental investigation, they have
held forth promise of low noise, high dynamic range, analog
delay lines. Great effort has been successfully expended to
develop charge-coupled devices into self-scanned solid-state
image sensors. The devices are held to be attractive for
analog and digital signal processing and digital memory. The
simpler fabrication of charge-coupled as opposed to Metal
Oxide Semiconductor Field Effect Transistor (MOSFET) or bipo-
lar transistor technologies promises increased production
yields to manufacturers. The net result is a quickening
interest in charge-coupled devices for signal processing.
A. CHARGE-COUPLED SEMICONDUCTOR DEVICES
Charge-coupled semiconductor devices consist of closely
spaced MOS capacitors pulsed into deep depletion by the clock
phase voltages. For times much shorter than that required
to form an inversion layer of minority carriers by thermal
generation, potential wells will be formed at the silicon
surface. The minority carrier charge representing the infor-
mation will be stored or confined in these potential wells.
The propagation of the information is accomplished by clock
pulses applied to the electrodes of the successive MOS capac-

itors (i.e., charge-coupled elements), resulting in motion
or spilling of charges from the potential wells that become
shallower to the potential wells that become deeper. Such
propagation of signal into successive minima of the surface
potential produces a shift register for analog signals having
signal transfer efficiency approaching unity. Such analog
shift registers may be used for various signal processing
applications such as electronically variable delays or self-
scanning photosensor arrays.
1. Multi-Phase Charge-Coupled Devices
If the charge-coupled structures are formed with
symmetrical potential wells, at least three phases are
required to determine the direction of the signal flow. The
use of more than three phases may be dictated by either the
construction design S3mmietry, as in the case of a four-phase
silicon gate overlapped by aluminum structures, or special
signal coding schemes in which more than one bit may be pro-
pagated in one clock cycle. One important feature of the
three-phase system is that it may be used for a bidirectional
charge-coupled channel in which the flow of information may




Two-phase operation requires that the charge-coupled
structures be formed so that the potential wells induced by
the phase voltage pulses are deeper in the direction of the
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signal flow. In this case, as one phase voltage is lowered,
the resulting potential barriers force a unidirectional
signal flow. It should be noted that a one-clock operation
can also be obtained in a two-phase charge-coupled shift
register if a proper dc voltage is applied to one of the
phases [Ref. 2]. Furthermore, a true single-phase or a Uni-
phase charge-coupled structure [Ref. 3] can be formed by-
replacing the dc-biased phase with a structure involving a
fixed charge in the oxide.
B. ANALOG SIGNAL PROCESSING APPLICATIONS
Greatly overshadowed, until recently, by imager develop-
ment, analog signal processing is a fertile area for charge-
coupled devices. Electronically variable analog delay lines,
correlators, transversal filters and recursive filters are
among the possibilities. It is assumed in all of these appli-
cations that the process is linear, that the technique of
superposition applies to the input-output relationships. It
is this assumption, or at least the linearity of charge-
coupled devices, that is examined in this study.
1. Transversal Filters
Filters using the variable delay function of the
charge- coupled device without employing signal feedback are
classified as transversal filters. These filters are charac-
terized by a finite memory and little or no phase distortion.
Sharp cutoff in such a filter can only be achieved with a
large number of terms, or delays, requiring many delay units





Recursive filters employ negative feedback of the
output of the circuit to the input. Such filters enjoy
infinite memory and use fewer terms than do transversal fil-
ters. The economy of terms, and hence delay lines, usually
results in poor phase characteristics. It is simpler to
obtain sharp cutoff using recursive techniques than with





Since the charge-coupled device moves signals along
the surface of a channel beneath clocking gates, it is the
frequency of the clocking signal and the number of charge-
coupled elements that determine the delay to which a signal
is subjected. Variation of the clocking frequency can be
easily achieved. Such variation permits simple electronic
control of the delay provided by the device. Use of low
clocking frequencies provides the capability for small long




II. NATURE OF PROBLEM
The principle of superposition is so pervasive in the
area of analog signal processing that nearly all circuit
design and analysis is dependent upon the linear nature of
the components used. Specifically, in the design of both
transversal and recursive filters, the process is assumed to
be linear as a fundamental concept. In analog signal proc-
essing, it is vital that the charge-coupled device be oper-
ated in such a manner that the assumption of linearity be
valid. How to assure linear operation is the nature of the
problem.
A. SAMPLED NATURE OF THE OUTPUT
In charge-coupled devices, an output signal is only avail-
able when the clock phases have moved a quantity of charge to
the output of the device. This quantity of charge may be
proportional to an input signal level present at the input of
the device at a time in the past equal to the number of
charge-coupled structures divided by twice the clocking freq-
uency. The output of the device appears as a sampled version
of the input waveform delayed in time as shown in Figure 1.
The sample rate and the delay time are set by the clock freq-
uency. While a sampled output signal can hardly be consid-
ered linear; provided that the clock frequency is high rela-
tive to the signal frequency, the linear nature may be
easily provided by the use of a sample and hold circuit, or
13





Clock frequency is 12.625
times signal frequency in
an eight stage shift register.
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TYPICAL INPUT-OUTPUT SIGNALS
Figure 1
B. ESTABLISHMENT OF THE OPERATING POINT
The experimental devices used in this study required the
setting of ten variables for operation. In most cases, these
variables were tuned for operation only. The establishment
of an operating point for linear operation was primarily a
function of the dc-bias levels placed on the input ports of
the device. The absolute level of these biases was effected
by some of the other parameters, but the relative value of
one to the others established the linear region desired. An
extensive part of this study was the determination of the'




When electronic devices are operated so that non-linear
distortion is small, they can be approximated by linear
equations and circuit elements. In such cases, all the pro-
cedures of linear circuit analysis may be applied and complex
circuits may be analyzed with a minimum of effort. Such an
approximation is a linear model or equivalent circuit of the
device. This model can be used to determine the effect of
the electronic device on an external circuit. It is import-
ant to realize that a model does not represent the actual
internal behavior of the device. Most active devices used
in electronic circuits may be modeled as a two-port linear
system. It is reasonable to assume that a charge-coupled
device may also be so modeled.
D. OUTPUT LINEARITY
The representation of the signal by a quantity of charge
in a potential well within the semiconductor produces a high
impedance sensing problem. The output circuitry must provide
for sensing the quantity of charge on each sampling by the
clock phase, provide power to the succeeding circuits with-
out diminishing the signal charge, and finally, it must dis-
card the remnants of the signal charge after sampling. If




III. TWO-PHASE CHARGE -COUPLED SHIFT REGISTER
A. TYPES OF TWO-PHASE CCD'S
The charge-coupled devices initially described by
Boyle and Smith [Ref
. 1] require three or more phase clocks
to obtain directionality of signal flow. However, for
most applications, high packing density and better per-
formance may be achieved with two-phase charge-coupled
structures. As illustrated in Figure 2, the asymmetrical
potential wells or barriers in the surface potential,
needed to provide directionality of the information flow
for the two-phase operation can be achieved by incorpor-















1. two thicknesses of the channel oxide,
2. dc offset voltage between two adjacent gates power-
ed by the same phase voltage,
3. two levels of fixed charge in the channel oxide, or
4. ion- imp Ianted barriers.
The first three of the above two-phase charge-coupled
shift registers can be conveniently implemented by self-align-
ed, closely spaced structures in the form of polysilicon
gates overlapped by aluminum gates [Ref . 4] . In the experi-
mental part of this study, a charge-coupled device of the
first type above was used. Described in this section in
greater detail, it was a two-phase CCD with two thicknesses
of channel oxide using polysilicon and aluminxim gates.
B. DESCRIPTION OF EXPERIMENTAL DEVICE
The device used in this study was fabricated by TRW,
Incorporated, for the purpose of experimental studies. The
substrate used was 1.5 ohm- cm. , n-type silicon with <111>
orientation. Construction of the device is illustrated in
cross-section with a plan view of the final metallization in
Figure 3. Six p -diffusions were inserted to act as input
and output diodes, and as the source and drain diffusions for
two output circuit MOSFETs. Thermally grown silicon dioxide,
SiO
,
was grown to approximately 1000 Angstrom (A) to act as
channel oxide. Polysilicon film was deposited and defined
into the polysilicon gates. A second layer of silicon
17

dioxide was thermally grown for the al\jminiim gates to a total
thickness of 3000 A. The device structure was completed by
opening contacts through the silicon dioxide to the p -dif-
fusions and the polysilicon gates. A final metallization of
aluminum was deposited and defined into gates, contact lands
and leads. The entire structure was approximately 33 mils
long by 14 mils wide. The shift register input gates con-
sisted of two aluminum gates and a polysilicon gate, each
0.5 mils long by 2.0 mils wide, and a polysilicon gate, 1.5
mils long by 2.0 mils wide. The channel gates were each 0.5
mils long by 2.0 mils wide, resulting in a channel length of
2.0 mils per shift register stage. The output gate was 0.5
mils long by 2 . mils wide. The two MOSFETs were 0.6 mils
long by 0.4 mils wide.
As shown in Figure 3, the device had an input stage con-
sisting of the source or input diode, D-1, the input gates,
G-1, G-2, G-3 and G-4. Separate electrical access had also
been provided to the polysilicon and aluminum electrodes of
each phase; i.e., <\,-l (polysilicon), 4,-1 (aluminum), ^-2 (poly-
silicon), and (\)-2 (aluminum). The output was sensed as a
current flow out of the source diffusion or output diode,
D-0. The output gate, G-0, provided a means of setting the
surface potential in the vicinity of the output diode. Two
MOSFETs were diffused onto the substrate, with one having
its gate and drain available for connection, G-5 and D-5.
The other MOSFET had its drain and source available as D-6




















MOSFET and the output diode were connected together on the
substrate, but were not available off the substrate for ext-
ernal connection.
The device was mounted in a forty lead flat pack, but was
not sealed or protected against the environment.
C. OPERATION OF THE EXPERIMENTAL DEVICE
The experimental device used in this study was a two-
phase charge-coupled shift register employing two thicknesses
of channel oxide to achieve the as3mmietrical potential wells
necessary for signal flow.
1. Charge-Transfer Operations
Assuming essentially zero fixed charge in the channel
oxide, substrates with relatively large doping concentrations
are required to obtain a substantial difference between the
surface potential under the polysilicon gates and the poten-
tial under the aluminum gates powered by the same phase volt-
age. It has been found [Ref. 5] that the potential barrier
formed under the aluminum gate with respect to the surface
potential under the polysilicon gate of the same phase is not
constant as the phase voltage changes . The maxim-um amount of
charge signal that can be stored and transferred depends in
some degree on the frequency and the waveshapes of the phase
voltages. These waveshapes may be symetrical with equal
rise time and fall time, nonover lapping, or overlapping. In
the overlapping case, the transfer of charge is preceded by
the condition in which both phase voltages are minimum. If
it is assumed that the signal charge is originally contained
20

in the potential well beneath the phase-one gate, then as
the phase voltage, V^^ is changed from ^,^.= -23 volts to
V^j= -13 volts, the surface potential under the phase-one
gate is raised to a higher value, the charge signal is trans-
ferred to the potential well under the phase-two gate. This
mode of operation for two-phase charge-coupled devices may
be referred to as the "complete charge-transfer" mode.
The experimental device used in this study was operated
in the complete charge-transfer mode using overlapping wave-
shapes with near equal rise and fall times for the two phase
voltages. This complete charge-transfer mode of operation
is illustrated in Figure 4 by two profiles of the surface
potential. In this case, at time t-., the charge signal is
accumulating in the potential wells under the phase-two
gates; and in the second half -cycle, at time t2, the charge
signal will be transferred to the potential wells under the
phase-one gates.
Another mode of operation of two-phase charge-coupled
devices can be achieved if the surface potential under the
aluminum gates is maintained high enough in all cases so that
the potential wells under the polysilicon gates can never be
completely emptied. In other words, the surface potential
under the polysilicon gates powered by the minimum phase
voltage is lower than the surface potential under the alumi-
num gates powered by the maximum phase voltage. This mode
of operation may be considered the "bias charge" or "bucket-
brigade" mode. A bias charge, or background charge will
21






















always be present under all the polysilicon gates in this
mode. In steady-state operation, the bias charge will be
maintained by thermal generation.
The transition from the complete charge- transfer mode
to the bias-charge mode of operation could be accomplished
by increasing the dc-bias level of the phase voltages.
The presence of positive charge in the channel oxide, in
the case of n-channel devices, will also increase the bar-
riers under the aluminum gates sufficient to cause bucket-
brigade mode of operation. The bias -charge mode of operation
of two-phase charge-coupled shift registers is very similar
to the operation of bucket-brigade [Ref. 6] shift registers.
In the bucket-brigade device case, the bias charge regions
are replaced by floating diffusions; otherwise, the oper-
ation of the two types of shift registers is very similar.
As was generally known in connection with the operation
of a bucket-brigade shift register [Ref. 6], a two-phase
charge-coupled shift register can also be operated with one
of the phases dc-biased at a level used on the other phase.
Since no switching levels are used on the dc phase, this is
referred to as "one-phase" operation. This one-phase oper-
ation was confirmed with the experimental device used in
this study.
A Uniphase charge-coupled structure requiring only one
set of externally controlled gates could be fabricated.
Such a device would require that the dc-biased phase gate be
23

replaced by built-in bias in the structure. This bias may be
obtained by the intentional presence of fixed charge in the
channel oxide.
2. Signal Input to the Experimental Device
Many different techniques have been developed for the
insertion of charge in charge-coupled shift registers. For
use as an analog signal processing device, it is desirable
that the technique used produce a charge quantity in the pot-
ential well of the charge-coupled shift register that is lin-
early related to the signal potential or current. Further,
the technique should not inject noise and preferably should
demonstrate high transfer efficiency.
In the device studied, charge injection by potential
equilibrium or "sloshing" technique was used. This method of
signal charge injection is demonstrated in Figure 5. This
diagram shows the three sequential surface potential condi-
tions that exist during one transfer cycle. Also shown are
the relative voltage levels required to produce the diagram-
ed surface potentials at the times t-, , t2 and t^. The input
diode is pulsed to a low potential, V_.^ , to inject charge
into the potential wells formed under the input gates Gl, G2
,
G3 and G4. The quantity of charge injected is a function of
the level to which the diode is forward biased, the duration
of the pulse, and the depth of the potential wells under the
input gates. It is limited by the magnitude of the input
pulse and the potential barrier under the first phase gate.
This condition is demonstrated by the surface potential dia-
24

gram in Figure 5b, the condition existing at time t, . At the
end of the input pulse, the input diode is reverse biased.
Excess charge in the potential wells under the input gates
is drained through the reverse biased input diode. The
charge level is set by the surface potential under the first
input gate, Gl, and the first clocking phase gate. The quan-
tity of charge is established by the depths of the wells
formed by the surface potentials under the input gates, G2,
G3 and G4. This condition is shown in Figure 5c, existing at
time t2. Notice that, provided that the input pulse produced
sufficient charge to fill the wells under the input gates,
the signal charge is no longer a function of the input pulse.
A major source of input non-linearity, the input diode, has
been thus dispatched. Following the disposal of excess
charge through the input diode, the first clocking gates are
pulsed to a low potential by the clock voltage. Accumulated
charge under the input gates is now transferred to the poten-
tial well under the first clocking gates . This condition is
diagramed in Figure 5d, as the condition existing at time to.
As can be seen, the input signal charge quantity is a func-
tion of the surface potentials beneath the input gates. The
determination of the signal levels for which a linear input
can be obtained was a very large portion of this study.
3. Output Circuit Used in the Study
The output circuit used in the experimental study
employed an output diode, a reset MOSFET, and an output MOS-



























shown in Figure 6. The output diode, DO, is reverse biased by
the drain bias voltage, ^-q-q, through the reset transistor,
Q5. The degree of reverse bias is determined by the surface
potential adjacent to the diode diffusion in the charge-cou-
pled device channel. This surface potential is set by a dc-
bias on an output gate not shown in the diagram. This output
gate is an aluminum gate immediately adjacent to the output
diode diffusion. This output gate could be connected to the
phase clock voltage of the gates next to it, but experimental-
ly, better noise immunity was obtained with a dc-bias. When
the phase clocked gates at the end of the charge-coupled
structure are sent to their low potential, the surface poten-
tial well developed beneath them accepts the signal charge of
minority carriers. The presence of this signal charge modi-
fies the potential at the cathode of the output diode. Since
the charge in the depletion layer of the diode is bound, the
potential at the anode rises to reflect the signal charge.
The increasing potential at the anode of the output diode is
applied to the gate of the output MOSFET, Q6 . The more posi-
tive potential at the gate of the output MOSFET decreases the
drain to source current flowing through this transistor. The
lessened drain current results in a more positive voltage at
the output.
At the completion of the clock phase cycle which opened
the clocking gates at the end of the shift register, the sur-
face potential barrier again blocks the transfer of charge
signal to the output diode. A refreshing pulse is applied
27

to the heretofore cutoff reset MOSFET, Q5 . This negative
going refresh pulse turns Q5 on and restores the output diode
to a fully reverse biased condition; sets the quiescent volt-
age on the gate of the output MOSFET, Q6 , at or near the
value of the drain bias supply; and provides a low impedance
path for the previous signal charge to flow to ground through
the reverse biased output diode.
This output circuit permitted isolation of the small
charge packets that represented samples of the input signal
from the loading effects of the electronic test instrumenta-
tion that was used in the study. The linearity, that is the
relationship between the potential produced by the charge
signal at the cathode of the output diode and the voltage
output of the source follower, of this circuit will be ana-












The experimental study of the two-phase charge-coupled
shift register reported in this paper evolved into six areas:
1. To accomplish charge transfer,
2. To establish linear signal transfer,
3. To determine the device gain,
4. To determine circuit model parameters,
5. To establish linear operating regions, and
6. To determine the characteristcs of the output
MOSFET
.
A. TO ACCOMPLISH CHARGE TRANSFER
The experimental device was connected as shown in Figure
7. Using parameter values provided by the manufacturer based
on a computer study of a typical device, charge transfer was
established by trial and error. As a general technique, dc-
bias levels were applied to the input gates, Gl, G2, G3 and
G4. Since no data was available on the surface potential-
gate voltage relationship of these gates, these levels were
determined empirically and usually were found to be the most
critical of all parameters effecting the performance of the
device. The potential on the output gate, Eq, was set at a
previously successful value of -30 volts. The MOSFET drain-
bias, Epjj^, was likewise set at a nominal value of -25 volts.





recommended values. The dc-bias level and pulse amplitude of
the refresh pulse, V^^f, were set to a value that would turn
the reset MOSFET off and on (pulsing from +2 to -1 volts rel-
ative to the drain bias)
. The dc level and pulse amplitude
of the input diode supply, Vj^-j-, was then adjusted until sig-
nals could be observed by oscilloscope at the output terminal.
Minor perturbations were made on all parameters to maximize
the output current pulses. A typical set of operating wave-
forms are shown in Figure 8. For these waveforms, the dc-bias
levels were:
1. MOSFET Drain Bias, Eqq = -25.0 volts
2. Output Gate Bias, Eg = -30.0 volts
3. Input Gate One Bias, Eq]_ = -19.6 volts
4. Input Gate Two Bias, Eq2 = -20.0 volts
5. Input Gate Three Bias, E^,, = -22.0 volts
6. Input Gate Four Bias, Eq^ = Vi|)i
B. TO ESTABLISH LINEAR SIGNAL TRANSFER
With the charge- coupled device providing signal charge
transfer as above without an external signal applied, the in-
put diode pulse amplitude was increased slightly. If the
output pulses showed no increase in amplitude, then potent-
ial equilibrium input had been obtained. .. the signal level
was not a function of the input diode pulse. Should this not
occur, the input gate biases were modified until potential
equilibrium input was obtained. A small ac-signal level was
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device parameters were then again tuned to optimize the sig-
nal output for amplitude and linearity. With a small signal,
linearity was usually optimized by slightly varying the dc-
bias level of the input signal so that the output quiescent
value of voltage lay halfway between the no signal level and
the fully saturated output. The phase shift between the in-
put and the output, i.e., the time delay, was then checked to
insure that shift register action had been obtained. The
observed delay was to be eight times the period of the clock-
ing voltage.
C. TO DETERI41NE DEVICE GAIN
Once the device was set into an operating mode, two tech-
niques were established for gain measurement. The first
termed dc-gain measurement, involved setting the dc-bias
values on all the input gates save one at independent para-
metric values. The dc-bias on the remaining, or now, signal,
input gate was varied at small voltage intervals. The result-
ing source current of the output MOSFET was determined and
plotted as a function of the input gate potential. The sec-
ond technique involved inserting a small, known, ac signal on
the input gate and measuring the output signal either with an
oscilloscope or a wave analyzer. The small signal ac-gain
thus determined by the ratio of these ac values or from the
slope of the plot of the first technique was recorded as the
gain. In the actual case, the first technique was used to
the exclusion of the second except for spot checks of results
33

Use of the peak pulse output current as a function of the
input signal voltage permitted a more precise determination
of the device gain. The slope of this plot multiplied by the
value of the output resistance yielded the small signal volt-
age gain.
A minicomputer, an ins trxoment/ computer interface unit and
two digital multimeters were used for semiautomatic data col-
lection. The equipment employed was:
Minicomputer, TEKTRONIX Model 31
Calculator- Instrument Interface, TEKTRONIX 153
Digital Multimeter, TEKTRONIX DM 501
One voltmeter was connected across the device output and
the other was connected to the selected input gate. A series
of calibration runs were conducted to determine the peak out-
put pulse current as a function of the output voltage read on
the digital voltmeter. The slope of this curve provided a
proportionality constant for converting the dc voltage read
on the digital meter to a peak pulse current value. An
extremely low frequency function generator was connected to
the selected input gate as the signal source. A ramp func-
tion at a frequency of about 0.002 Hz was used to vary the
input gate signal at such a rate that the input voltage would
change by only the least significant digit of interest in one
sample period of the digital voltmeter. The computer, which
sampled both the input and output voltmeters , was programmed
to store both voltages read at the instant that the input
voltage was equal to a comparison value stored in the comput-
34

er. When the read condition had been satisfied and the data
stored, the comparison value would be incremented by the
delta value inserted previously by the operator. The com-
puter would then again wait for a matching condition. In
such a manner, it was posible to automatically record the
input and output voltages for as many values as the operator
designated at the start of a run, commencing at a given input
voltage and incremented by a given change of input. After
the desired number of data points had been recorded, the com-
puter would print out the values of the input voltage and
the product of the output voltage and the previously deter-
mined proportionality constant, i.e., the output peak pulse
current.
As inputs to the semiautomatic routine, the operator
need only type in:
1. An arbitrary run number,
2. Initial input voltage,
3. Desired incremental increase in input voltage,
4. The number of input data points desired, and
5. The proportionality constant to convert output
dc voltage to peak pulse source current.
The operator would then start the function generator at some
value of output less than the inital input voltage selected
at the frequency necessary to permit the voltage to change at
a slow enough rate, and then pursue other investigations
until the computer printed out the data.
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D. TO DETERMINE CIRCUIT MODEL PARAMETERS
Initially, in the study, it was felt that the charge- cou-
pled shift register could be modeled as a two-port linear
device. To support such a model, considerable effort was
expended in efforts to determine the input admittance, out-
put impedance and transfer functions. In fact, none of the
required parameters were sucessfully measured except for the
gain as described above. The pulsed nature of the device,
that is, the presence of a pulsed waveform at the output,
even with no input signal present interferred with the deter-
mination of the output impedance. The many signals necessary
to cause a CCD to function, even at a quiescent level, pro-
duced a need for many connections to the device. These con-
nections terminated in several signal generators and power
supplies. All efforts to measure the input admittance of
the device were swamped by the background capacitance and
noise of the experimental setup.
E. TO ESTABLISH LINEAR OPERATING REGIONS
With the multiple input gates, the possibility of using
the charge- coupled shift register as an adder or subtractor
of analog signals is obvious. A major requirement for such
operations to be successful would be that the device be lin-
ear with respect to all signals inputed. It is thus neces-
sary to know for what values of input voltages on all gates
will linear operation result. The individual dc gain curves
were evaluated to determine the regions over which operation
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was linear. These curves showed a prompt departure from
linearity at a high and a low value for whichever input gate
was being used as the controlling gate. These departures
occurred when the potential wells were nearly filled, satur-
ation; and when the wells were nearly empty, that is the
signal charges could not be sensed at the output.
F. TO DETERMINE THE CHARACTERISTICS OF THE OUTPUT MOSFET
At the request of the experimenter, the device manufact-
urer established the test connections shown in Figure 9 on
the output MOSFET of four devices similar to those used in
this study. Under such an experimental connection, the volt-
age between the gate and the drain, V^-, is zero. With this
potential difference at zero, the gate to source voltage, Vqc
is equal to the drain to source voltage, Vj^g. This is the
simplest arrangement for testing a MOSFET, for the transis-
tor is then in the saturation region. From the basic circuit
theory developed about the Sah MOSFET model [Ref . 7] , under
conditions of saturation; that is, when:
V -V < V








where : y = average surface mobility of holes in the channel
t = thickness of the oxide over the channel
ox
e = relative permittivity of the oxide
-14
Cq = permittivity of free space, 8.854x10 farad/cm
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I = length of the channel in the direction of current
flow
W = width of the channel
Vgg= gate to source voltage
V^<,= drain to source voltage
V^ = threshold voltage
Collecting some of the more or less constant terms from the
above expression (1)
,





k = k'W (3)
Use of these new consolidated constants permits a simplifi-
cation of the expression for the source-drain current to:
Note that the parameter, k, is a design variable which is
a function of the ratio of the channel width, W, and of the
length of the channel in the direction of current flow, i.
The parameter k' is fixed by the fabrication process. For
purposes of nomenclature, k is described as the gain para-
meter, and k' is termed the conduction factor.
Using the same transistor model, the drain to source
current in the non-saturation condition becomes:
^DS = -^[2(Vgs-Vt)Vds-(Vds)'] (5)
when: |Vgs-Vt1>|VdsI
In the saturation condition depicted in Figure 9 , if




as a function of |Vgg|, (or V^^ since the two potentials are
equal in this configuration) yields a straight line. The
slope of this curve is /k, with an abscissa intercept of |v^|
That this is so, may be quickly established by taking the
square root of both sides of the equation expressing the




Such a relationship is demonstrated in Figure 10.
The experimental device manufacturer provided the source
to drain current and source to drain voltage data for ten
















































































































V. PRESENTATION OF DATA
In reviewing the data obtained in this study, it should
be remembered that it represents determinations made on three
devices of the same design; and as near as possible, the same
fabrication techniques. During the course of the study, no
effort was made to produce a modified device that would be
optimized to the conditions of the experiment. Rather, a
stock device for basic study of charge-coupled shift register
principles was used to study analog signal processing.
A. DC GAIN MEASUREMENTS
DC gain determinations and output current pulse amplitude
as a function of control gate voltage measurements were made
for thirty-six variations of the independent parameters. In
these measurements , control gate 4 was connected to the
clocking signal for phase one, thus becoming part of the
clocking structure. The voltage on control gate one was
varied as the independent variable. The peak pulse current
amplitude of the output signal pulse was defined as the
dependent variable. The dc potentials, or biases, on control
gates 2 and 3 were set as independent parameters. The func-
tional relationship demonstrated in Figure 11 is typical of
the data obtained. From such data, the device gain can be
obtained by multiplying the slope of the curve times the out-
put load resistance, as:
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or g = 96.74xl0"^x50xl03
g = 4.8
A gain of 4.8 was observed over most of the useful range of
input signal. At the limits of operability, the gain was
reduced.
B. LINEAR REGIONS
In the DC gain studies, there were two independent para-
meters, the voltages on control gates 2 and 3. Since adjust-
ment of these parameters changed the voltage range of control
gate one over which the output was linearly related to the
input, it seemed that a second gate could be used to permit a
dual input. In such an arrangement, input signals could be
applied to gates one and two, or gates one and three. No
study was made to determine the relationship of inputs on
gates two and three, or for inputs on three or more gates at
the same time. The capability to respond to inputs on more
than two gates certainly exists, however.
The DC gain curves were studied to determine at what volt-
ages on gate one departure from linearity would occur as a
function of the voltages on gates two and three. This para-
metric study provided the regions over which linear operation
could be acheived as a function of the voltage on two control
gates with the voltage on the third gate as an independent
parameter. The resulting loci of linear operation are pre-
sented in Figures 12 and 13. The range of voltage used on
control gate one was kept the same for the study of the effect
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can be seen from the two loci, simultaneous linear operation
can be achieved for signals on two gates. It should be noted,
however, that the dynamic range of simultaneous inputs is
small, approximately 0.1 to 0.2 volts.
The upper limits of the loci were not defined in this
study. Tnis was because linear operation could be continued
with proper adjustment of the various potentials on the CCD
as the signals became more and more negative. The limit of
such accommodation would appear to be the breakdown potential
of the various gates concerned. A "saturation" effect of the
potential on gate one can be seen in the upper limits of Fig-
ure 13 , however
.
C. AC GAIN CONFIRMATION
Small signal AC gain determinations were made on the
device to confirm the DC measurements. A 20 millivolt (rms)
signal was applied to control gate one with all other input
gates at bias levels equivalent to those used in the DC gain
measurements. The output voltage was measured with a wave
analyzer, and the ratio of the output rms voltage at the sig-
nal fundamental frequency to the input rms voltage was record-
ed as the voltage gain. The dc-bias on control gate one was
varied as an independent parameter and the AC gain determined
as a function of this bias. Figure 14 is representative of
the results obtained. No significant departure from this
curve was noted by varying the input signal frequency. The
gain level of 4.75 observed agrees well with the 4.8 from the
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of the curve along the abscissa was noted when the independ-
ent parameters of control gate two and three dc-biases were
changed. This result was expected based on the DC observa-
tions .
D. OUTPUT CIRCUIT ANALYSIS
The operation of the output circuit has been previously
described in an earlier section of this paper. The circuit,
shown in Figure 15, must provide an extremely high impedance
input to prevent loading the preceding stage, which in this
device was the small charge packet delivered through the chan-
nel to the output diode. To achieve this high input imped-
ance, not only was MOSFET circuitry employed, but the circuit











biased output diode. While utilization of the transition
capacitance of a reverse biased diode does indeed represent
a high impedance coupling scheme, it is not without disad-
vantages. The reverse bias must be maintained. This is an
additional requirement on the output circuit. The transi-
tion capacitance is nonlinear; i.e., it varies with the
applied voltage. It is the purpose of this section of the
study to examine these effects on the output voltage as a
function of the channel potential immediately adjacent to
the output diode within the device
.
1. Data Curve Fitting
It became apparent that much of the output circuit
analysis would require numerical solutions using a computer.
The output of such techniques can be presented in tabular or
graphical form, but not in closed analytical form. It was
desirable to have an ability to reduce such data to an ana-
lytical expression that would closely approximate the orig-
inal numerical solution.
Generally, a curve can be closely approximated by a poly-
nomial. Such a polynomial would have a set of coefficients
and be of the form:
y = Ci + C2X + C3x2 +•••+ C^x""^ (8)
f-V>
At the i data point, where the independent variable is x.
and the corresponding dependent variable value is y
.
; the
error between the pol5momial and the measured data value can
be mathematically expressed as follows:
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The intent is to evaluate the coefficients in such a man-
ner as to minimize the total of the errors at all data
points. It is possible, in fact probable, that individual
errors could be either positive or negative. In such an
event, building a quantity based on the sum of the errors
would produce an invalid conclusion, as large negative errors
added to large positive errors could produce a small total.
To generate a monotonically increasing function that is an
inverse measure of the "goodness" of fit, the sum of the
square of the errors is used. That is:
m «
M = E ef (10)
i = l
^
or, M = Z{(y^ + z\^ Z^x] +•••+ C^x^"^^) +••• (11)
••+ (2C^C2X. + 2C^C3X^ +• • •+2C^C^x^"M +'••
••+ (2C2C3X? + 2Z^Zi^y!\ +---+2C2C^x^) +•••
.•M-2C^y. -2C2X.y. 2C^x^-\.)}
To determine the coefficients, it is necessary to deter-
mine the partial derivatives of the sum of the square of the
errors with respect to each of the n coefficients. Setting
these partial derivatives equal to zero yields a set of n
simultaneous linear equations. The solution vector of this
set of equations is the set of n coefficients what provides
a polynomial of degree n-1 that best fits the data points.
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That is, the coefficients have been so selected as to mini-
mize the summation of the square of errors at each data point
This set of equations is made up of several summation terms
formed from the data points. In the makeup of the equations,
wherever the summation S3niibol appears, it indicates the sum-
mation of the variable term following it for all data points
from 1 to m, the total number of data points. The set of
equations to be solved is then:
C,m + C^Ex. + C,zx? +•••+ C zx?"^ = zy. (12)
I 2 1 3 1 n 1 •'i ^ ^








C.Zx^-l + C.zx" + + C zx^^"-^^ = Zyix"-!
1 1 2 1 n 1 ^1 ^
To facilitate the output circuit analysis, a computer
program was written to generate the above set of equations
and solve for the coefficients for any value of n from 2 to
10, with m data points. For additional utility, the program
included the capability to fit data to a power function:
y = ax^ (13)
and the exponential function:
y = ae^^ (14)
Both of these functions can be manipulated for best data fit
with the same polynomial approach, with the following modi-
fications :
1. Use n = 2, that is the best fit straight line,
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2. For the power function, supply the natural
logarithm of x, rather than x, as the data,
3. Supply the natural logarithm of y as data,
4. Evaluate the constant a, as the exp(C-,) in
both cases , and
5. When printing out the data, convert back to
the original data by using exp(y.) and in
the case of the power function, exp(x-).
The computer program that was developed is appended here-
to as Appendix D. In addition to the form of the curve, the
program will supply, as part of the output, the calculated
values of the dependent variable, the data points, and the
sum of the square of the errors. In a case where no inform-
ation is available as to the type of curve the data repre-
sents, the program is run to try the power function, the
exponential function, and all polynomials to degree 9. The
Slam of the square of the errors will be smallest for the best
fit curve.
2. Output MOSFET Characteristics
To analyze the output of the circuit in Figure 15
,
a knowledge of the characteristics of the output MOSFET is
required. As previously discussed in section IV. F., the
manufacturer provided data on the gate to source voltage and
the drain to source current of four sample devices. This
data is presented in Table I.
The data for device number 3, was rejected as being non-
t3rpical of the devices studied. The remaining data was pro-
cessed using the data fit routine described in the preceding
section. The data was processed as:
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y 1 =^ (15)
n = 2 (17)
The results of the program are tabulated in Appendix A
hereto and are displayed graphically in Figure 10. The aver-
age error in the fit was 1.29xl0~ amps. The equation
describing the current-voltage relationship is:
Ids =
-^(^Gs - '/ (18)
where: k = 2.2032x10'^ amp/volt^' ^"'-^^
V^ = -1.76466 volts (20)
Recalling that the length of the channel in the direction
of current flow is smaller than the designed or masked length,
L, because of the p -diffusions proceeding laterally under
the mask by a distance called the junction depth, x. , Then:
£ = L - 2x. (21)
In the case of the experimental device:
W = 0.4 mils (22)
L = 0.6 mils (23)
X. = 0.06 mils (24)
I = 0.48 mils (25)




= u^ = 2.2644x10"^ amps/volt
'ox




Drain to Source Drain to Source Voltage - V^.^
Current - I^g V^S = V^g (volts)
°S
(yA) Device 1 Device 2 Device 3 Device 4
0.1 2.04 2.04 1.84 1.96
1.0 2.50 2.50 2.30 2.44
4.0 3.14 3.14 2.91 3.08
9.0 3.76 3.77 3.52 3.75
16.0 4.42 4.41 4.15 4.37
25.0 5.08 5.10 4.79 5.07
36.0 5.80 5.80 5.47 5.07
49.0 6.46 6.46 4.57 6.50
64.0 7.15 7.16 6.82 7.20
81.0 7.85 7.87 7.49 7.91
truct the drain characteristics of the output MOSFET. The
basic Sah model [Ref. 7] of the transistor, assuming no
source to drain resistance, indicates that the drain to
source current will be a constant for all values of the drain
to source voltage once the transistor is in saturation. This
model also provided expressions for the current under condi-
tions of saturation, equation (4), and non-saturation,
equation (5) . The saturation relationship has already been
used to define the threshold voltage and the gain parameter.
Using these values, the two voltage-current relationships
were used to establish the drain characteristic curves shown
in Figure 16. A load line for operation into a 50,000 ohm
load resistance is also plotted on the curves. This value
or load resistance was t3rpical of the conditions used during
the experimental portion of this study.
3. Output Diode Effects
Capacitively coupling the output MOSFET to the CCD
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high impedance load for the channel. Unfortunately, it pre-
sents the complication of having the capacitance of the coup-
ling capacitor, the diode, vary as a f-unction of the voltage
across it. Assuming that the reverse biased junctions invol-
ved with the output circuit are made with abrupt changes from








where: q = electronic charge, 1.602x10 coulomb
e = relative permittivity of the oxide, 11.8
-14
e = permittivity of free space, 8.854x10 farad/cm
3
N. = concentration of donors in n-region, atoms/cm
V^ = applied potential in volts.
a
To assist in analyzing the effect of the output diode,
the simplified circuit representation in Figure 17 was used.
The input potential, that potential adjacent to the cathode
of the output diode, is the signal, x. The current i-., flows
through the output diode and then branches into currents ±2'
io and i,. Current t^^ flows through the reverse biased p-n
junction represented by the reset MOSFET, Q5 . Current i^,
represents the leakage through the substrate, the input resis-
tance of the output MOSFET and the pinched off channel resis-
tance of the reset MOSFET, Current i, , represents the current
into the gate of the output MOSFET, Q6 . The signal output is
V. , the input voltage to the output MOSFET. Writing the nodal
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EQUIVALENT CIRCUIT SEEN BY THE OUTPUT DIODE
Figure 17
equations for node A:
Now, in general:
M '- '2 * h * \ (28)
i = ^CV)
Then, for the circuit in Figure 17
k1 dx k^ dV.
ii/x-V. Ht " ^/x-V. dt ^/V.-E^-, Ht~ "^ R^ "^ ^Tdt
1 1 1 OD 1
(29)
(30)







2/x - \l^ dt R^ i
dt (31)
1
+ C^ +2.^-^ -T 2A7^r^
where h = ^/^o^reo^d (32)
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/q e e N .
k^ = a/-^-^ (33)
^r^o^3
C^ = -^^^-^-^ (34)
Some of these quantities are known, but for others assump-
tions must be made. Every assumption presents a possible
error in the analysis of the experimental circuit, but the
values assumed will be typical of those seen in semiconductor
technology. Further, if the assumptions depart from the
experimental device, they will still provide meaningful ana-
lysis of the type of output circuit employed.
The value of the oxide thickness, d in equation (34) is
known as lOOOA. Likewise, the values of q , N^, E^^, e^ and
£. are established quantities. The initial conditions, the
input voltage function, x, and the areas A,, A« and A^, are
not so well defined.
The area of the output diode. A-., is taken to be a rec-
tangle 2.0 mils long by 0.25 mils wide. The area of the reset
MOSFET source diffusion is taken to be 0.4 mils long by 0.25
mils wide. The output MOSFET gate is 0.4 mils by . 6 mils.
9The distributed resistance, R,p, is assumed to be 5x10 ohms.
Since the quiescent output voltage was experimentally seen
to be about -12 volts, it can be seen from Figure 16, that the
quiescent gate voltage must be about -24 volts. The initial
value of the variable, V., is then taken to be -24.0 volts.
The input function is taken to be a voltage step from
-25 volts to -12 volts at time equal 15 ysec returning to
-25 volts at the time, 47 ysec.
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Using the known values and the assumed quantities, the
numerical constants now become:
k^ = 2.2951x10'^^ farad-volt^ (35)
k^ = 5.902x10"^^ farad-volt^ (36)
C^ = 1.618x10'^^ farad (37)
A computer program to solve the general initial value prob-
lem:
-^ = f(x, y, z)dt (38)
where: x = g(t) (39)
^ dt (40)
and: y = y^ (41)
when: t = (42)
was developed using fourth order Runge-Kutta methods. This
program is listed in Appendix B hereto. The program was exe-
cuted and the results are tabulated in Appendix A and graph-
ically displayed in Figure 18.
The results of the solution to the differential equation
represent the response of the output diode to an input pulse
in the CCD channel. This response would represent one sample
of the output signal. In order to determine the linearity of
the output diode to an input waveform, of which the function
g(t) is only one sample; and which will be processed by a
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This was done, and the results are discussed as the input
to the source follower.
4. Input to the Source Follower
While the transient analysis of the output diode to
a step function provides the waveform of the input to the out-
put MOSFET, it does not represent the response to the signal
input. Rather, it represents the response to a single samp-
ling of the signal. What is required is the relationship
between the peak amplitude of the potential adjacent to the
output diode in the CCD channel and the peak of the output
diode response.
To accomplish this, the differential equation solution
routine was modified. The program was modified to solve
equation (31) forty-one times. The amplitude of the chan-
nel potential step function was increased from -20 volts to
-10 volts in 0.25 volt steps. The duration of the step and
the quiescent value of the voltages were maintained as before,
The program was required to provide an output of only the
peak input pulse amplitude, x, and the peak output pulse.
The modified program is appended hereto in Appendix C.
The results of the program are tabulated in Appendix A and
presented graphically in Figure 19. The solution data from
this program was used as an input to the curve fitting rout-
ine. It was found that the best fit of the results was with
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input voltage as a fiinction of the peak channel potential
adjacent to the output diode is:
-V^. = 22.15 + 3.81x10"^!- 6.15xlO"V + 2.33xlO"V (^6)
The average error of fit was found to be 2.41x10 volts.
An advantage of presenting the results as a polynomial is
that a measurement of linearity is available. The value of
the coefficient of x to the first power may be ratioed to the
sum of the coefficients of all powers of x, to express the
fraction of linearity. Likewise, the sum of the coefficients
of all X terms with exponents larger than one is an expres-
sion of the departure from linearity. Using the more precise
coefficient values tabulated in Appendix A, it is seen that
the output of the output diode is 98.35 percent linear. Or,
only 1.65 percent of the output variation is caused by non-
linear relationships to the input.
5 . Output of the Source Follower
The next element in the output circuit is the output
MOSFET itself. Using the model of the transistor that has
been used throughout, an expression for the output as a func-
tion of the MOSFET input can be developed. Referring to
Figure 20 for nomenclature, the expression for the output cur-
rent as a function of the gate input voltage will be developed.
By examination of Figure 16 remembering that the output quies-
cent voltage was about -12 volts, it is seen that with a drain
bias supply of -25 volts, that the transistor is always in





but, Vq = Ijj3R (48)
then, Vq = -kR(V. - V^ - V^)^ (49)
and by simple manipulation,
V, = - ^2(V, - V.) . ^}± 1/(2(V, -V.).^}^-4(V^.V^-2V.V,)
(50)
This output relationship was evaluated using the computer
with the program listed in Appendix E. The input voltage, V.
was programed into the calculation as the third degree poly-
nomial developed in the preceding section. The negative opt-
ion for the radical in equation (50) was ignored in the eval-
uation, since it would produce output voltages more negative
than the drain bias voltage, E^^, a physical impossibility.
The results of the computer run, then, was a tabulated
listing of the output voltage at the source follower load
resistor as a function of the channel potential adjacent to
the output diode within the CCD. This is the relationship
that was desired as a result of the output circuit analysis.
The results are tabulated in Appendix A, and presented graph-
ically in Figure 21. Visually, the output voltage dependence
on the channel peak potential appears quite close to a linear
relationship
.








determine an analytical expression for the output voltage
pulse peak as a function of the peak potential in the CCD
channel adjacent to the output diode. The best fit was found
with a polynomial of degree 3. The functional relationship
is :
-V = 10.58 + 2.72xlO"^|- 4.98xlO"V + 1 .78xl0'^lxi^ (51)
-6
The average error was found to be 6.77x10 volts.
Once again using the more precise coefficients in Appendix
A, the output circuit is 98.14 percent linear. That is, only
1.86 percent of the variation in the peak output voltage due
to the channel potential pulse peak is contributed by higher
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If electronic devices can be operated so that the non-
linear distortion is small, then they can often be approxi-
mated by linear equations and circuits. In such cases, all
the procedures of linear-circuit analysis can be applied and
complex circuits can be analyzed with a minimum of effort.
In this section, a linear model of the CCD in an analog sig-
nal processing mode is suggested, but no experimentally
determined parameter values are provided.
The currents of the network in Figure 22 can be repre-
sented as linear functions of the voltages. Thus,
The parameters of these equations are termed y parameters.
They have the dimensions of admittances. It is most conven-
ient to measure these parameters under short-circuit condi-
tions. It was the experimental application of this concept
that proved beyond the capabilities of this experimenter.
The intent, was to apply a voltage generator to the input
gate and short-circuit the output, or vice versa. Or, fail-
ing that, with the circuit otherwise operating, to determine
the parameters from the definitions, that is:
y,, = -rp' Short-circuit input driving point admittance (54)





^12 ~ ¥v~' Short-circuit reverse transfer admittance (56)
^22 ~ av""' Short-circuit output driving point admittance (57)
In working with the CCD, it became apparent that little
or no short-circuit reverse transfer admittance existed. In
light of the manner in which the CCD is fabricated and func-
tions, this is not unreasonable. It was also apparent that
the short-circuit input driving point admittance was small
and mainly capacitive. The arrangement of the output circuit
would indicate that the short-circuit output driving point
admittance would be the reciprocal of the output MOSFET's
dynamic drain-source resistance. The quantity that would be
peculiar to a CCD was the short-circuit forward transfer
admittance, y^i • This quantity would have to indicate the
sampled nature of the output, as well as the time delay of
the output with respect to the input. Neglecting the output




of /. nN, 1^ nN >"
h^ - avrr*^ - -) - "('^ - r - ^'
1
'^ C C -^
= The slope of the dc gain curve.
(58)
u(t) = The unit step function
n = The sequence of consecutive integers that
best represents the sampling during the
period of interest.
N = The number of charge-coupled structures
f = The phase clocking frequency
T = The duration of the sampling pulse.
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In arriving at N, the nimiber of charge-coupled structures, a
structure constitutes one delay element, that is, in a two-
phase device, a set of four consecutive gates connected to










SMALL SIGNAL LINEAR MODEL OF COD
Fi gu r e 22
In those applications where multiple inputs are used, a
modification would have to be imposed on the model. Each
input would have its own input driving point admittance; but
beyond that point, each input would have to be ratioed based
on its effect on the output current. The ratioed potentials
would act on a summing point, the voltage of which would be





It was established that the two-phase charge-coupled
shift register could be used to process analog signals. In
the course of such processing, a consistent gain was dis-
played, and an electronically controlled delay could be insert-
ed. The output of the chrage-coupled shift register was a
sampled version of the input signal, but a sample and hold
circuit restored the wholly analog nature to the output sig-
nal. Little nonlinear distortion was observed over a small
range of input signal level, i.e., 0.1 to 0.2 volts.
Further, it was found that the charge-coupled shift
register could be made to function as an analog signal adder-
subtractor with good linearity. Once again the dynamic range
over which linearity could be achieved was 0.1 to 0.2 volts.
The small dynamic range is attributed to the small surface
potential wells of the experimental device. If more charge
could be transferred, a larger dynamic range would be evi-
denced.
An analysis of the output circuit employed established
that very slight nonlinearities were introduced by the out-
put technique used on the experimental device.
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KEiK OUIFUI DIuOE VOLUGE AS A FUiMCIION OF
PEAr^ Channel voirAGt
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PEAK DIODE OUTPUT VOLTAGE
As a Function of
PEAK CHANNEL SIGNAL POTENTIAL ADJACENT TO THE DIODE
(Least Squares Curve Fit)
^v^: 4 4 •<)4-DEC-7b
HuLr ^0.1 1 AL C'Jr< VE r I I :
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CHANNEL VOLTiGE I n CCO
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-1/)..5 '^\^i.829 5 YES
-^^i 75 -1y)..8352 YES
-11 -1^..8408 YES
-1 1 .25 -1</..8465 YES
-1 1 »5 -1^..8522 YES










-13. 75 -1^..^043 YES
-14 -1^..9102 YES
-14.










-lb. 5 -10..9714 YES
-16..75 -10..3778 YES
-1 7 -10..9842 YES
-1 7..25 -1^..99^6 YES
-1 7..5 -10..^971 TES




-18..25 -11 .0 1 7 YES
-Id..5 -1 1 .023 7 Yco
-Id. 75 -11 .0 30 5 YE:>
-19 -11..0373 YES
-19..25 -1 1 .0442 YES
-19..5 -11 .0512 Yti
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PEAK SYSTEM OUTPUT VOLTAGE
As a Fimction of
PEAK CHANNEL POTENTIAL ADJACENT TO THE OUTPUT DIODE
«J'N (Least Squares Curve Fit)
GUTPUr VCLTV,= (-4,jM vOSr6T SOURCE huLLC^E'^
iS i plJi-.OTION OF CmA\,\6L vrATioE.
r-OLY \G..;| M C'j- VE FIT:
r=( 1
+ ( l»77?9b6-5 )«o3*( /^ )*\rd*,,.
+ ( i^ )*«T'7*( / )*Ar8*«»«
*( ^1 )*Ar9
Gil A roI'viTS :i\C C^lLCULAfEu VALUti UF T
VmLUE of X V.'-LUE OF Y CALCuL>l TEG Y
1^ 1/'.d1B2 1(^ .81d2
1..'.25 ly.?239 1^ .^.23a
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1 /; . 7 5 1/'.8 3 52 1/ .8351
1 1 1l^ .8 4^^ 1/ • ^AiA6
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11.5 1v).^522 ^^ .8522
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1^ 1 '>< . 8 h 3 n Ul .8b36
12.25 1^ .8b93 1"^ .8694
12.5 1/.8751 1^ .3 751
12.75 1fe<.8o09 1^ .88^9
13 1/ .88 67 1/) .88b7
13.25 1^.8925 1v) • 892 6
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Value of X Value of Y Calculated Y
1J.5 U .8964 I- .8 98
4
13.75 U! .9»)43 ^•^ • 9^43
14 10 .91«*2 1^ • 91^2
14.^5 1^ .9 1b2 ^/ .9 162
1 4.5 1^ .9221 Tvj .922^
14. 75 1/ .9282 1.^ .92a2
15 1^ .93 42 1/ .9342
15-^5 1/1 .94^3 ^^ .54^3
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1 5.75 1vi .9520 1/ .^32h
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Ih 1 1 ..nw3 11 >41^3
18.25 11 .vtl 7 1 1 .^'lb9
18.5 1 1,>^237 n .^237
18.75 1 1 >d3^^5 11 ;^3«5
19 11 /3 73 11../J3 73
19.25 11. ^1442 11. .U42
19.5 1 1 ^512 1 1
.
^512
19.75 11. *^5b2 11. 7; 58 3
2^ 11. .^b33 11 '•6 54
fHE iUM Uh THE SOL Art E Or I n E E n .-< GrtS = 7. 7^51 3 E
















































06SCKI K f I ON--S0LVE5 The IMTIiL VALUE PKUdLE^*
Y •=F(.< »r »Z)
whEKE: X = G(T)
Y(Trf)=Yk»
2(T)=X'
SOURCE--WU.\oE-'^urTi (FOURTH OKD£^^ ACC'JHiCY)
I NS ThUC II 0'>i5--THE I \TEGi<: t ; or, STEP IS H« AM THE
iOLUnUiN IS TABULATED OVEr< THE iMEr^VAL T,!>=i> = '^»
I.N SIEr-S Or SIZE L»
TfiE FOLLjaING PRUGHA.V INrUTS A-(E r^EIUI^EL;:
51t/ t^RIM "OESiRED OUTPUT TITLE"
53ii OEF F\F{ A tY »Z)=C***** J
61.-) ^^1^ TJ» rj» d
620 DATA ru L
64^5 LET M=^,/ OH 1 ..''
odsJ OEh FNG( T) =C***** J
TrlE OUIHUT «ILL ^E THE TABULA T I O^J OF T» X» A,NO Y hROiV
T^ To d» IF .1 = .:).^. IF M=1.^ IS SELECTED* THE VALUES
OF X' Al^JO Y' #ILL ALSO iE TAoULA TED-
FUk MODIFICATIONS OF TnE HrdNf ROUTINE* FOR ExAkrLE Tu PLOT
IHE SOLUTION HATr(£r( THAi-vl TO TAeULATE ITS VALUES* THE FGLLOrtING
LIWES» AT LEAST* SHOULD -b E >-OOIFlED:
a5«l Pf^INT "VALUE OF T»»" VALUE OF X"»» VALUE OF Y"
8 6^ PR I TiT
9^0 PR I MT T » X > Y
14b^ KK I NT T » X3 * Y 7
MA I N PROGRAM
REM INSERT The PRINTOUT TITLE*
pRlr*T "CCO OUTPUT 01 OGE RESPONSE TO A STEP FUNCTION INPUT"
PHI NT
REM DEFINE The DIFFERENTIAL EQUATION.
btt FNF(X»Y»Z)
LET C = 1 .4755£-l4/SQR( A'^SCx-Y) )



















































« E M S r- E
LEI h = ^>*^









FnG = -12 .0
F N E iN
IF (3-I<))*
LET h=-rt
IF ( o - I w ) *
LET L=-L
LEI X = F I M (
LET Z = (FfMG
KEM PRI
I F M = '/U^ T
K R I N f '•
GO TO 8b«^
KK I NT " VAL
Hm I NT
I F f* = 'd •/» T
PKI iNT Tf X
GO 10 91^











ERT ITERATION AND TAdULATlGN DATA.
-5» -24. ? 4.7<)15E-5
1 .k^E-b
CI FY THE TYPE OF OUTPUT.
ri» H» L
L























I P ( \*r\"i)





( T>h/2)-FnG( T-h/2) ) /H
NT INITIAL CONul Tl ONS .
HEN 35^
T
'• '• X « , •. Y »• , '• X '
UE OF T"»"VALUE OF X"»'*VALUE OF Y"
HEN 9t)^
» Y » Z FNF(X ,Y »Z)
» Y












G( T*3«H/2)-FNG( T+H/2) ) /H
(X2»Y3»Z2)
1*2*K2-^2*K3*'<4) /o.3






1 14i^ II- ( A*L
1 15tf LET A=A
^^6t^ If ( T-A
1 1 7^ LET Q=a
^^6^ oOSUb 1
^^^^ 1 H H=S









12 J,) LET H1=0-
12(5 «^ LET Z3=
129i4 LET X3=




134<) LET K6 =
13 5^ LET Yb=
13 b/) LET K7 =
13 7d LET Yo=
138'^ LET x5=
13iivJ LET Z5=
1 4,^^ LET r\8 =
141kj LET Y7=
142 '4 IF M=0«
I43ki LET 0=(
14 4z> f'Rl NT T
I45v) (iO TO 1
I4b^ HRI NT T
1470 H E T UR \
148^ END
NT(E*R)/E+L*(SGN(H)-1.0)/2
-H)*SGN(L)-1 •/iE-9>=iJ»'3 THEN 1160
*L




aKE «E DONE YET?
R-A)<^.5E-3 TrtEN 125*1
2 7J
ITEHATION AND PRINTOUT SUdROUTlNE*
T
( FNG( T + H 1 /2) -F.N G( T-H 1/2) ) /Hi
FNG( T)
F'^F( <3»r »Z3)

































































NfiME--'^ I DL0 U
U€SCr( I P Tl Oi\--A MODI hi CA r I Or^j OF ^^lL)L01• TntS rPOGrriM SOLVES
IHE IMITUL VALUE PRO;:}LEM OEr-INED hOR -ilOL/U IN THIS 0A5£»
THE MAXIMUM INPUT VOLTAGE LEVEL IS INCREASED l-KO,'i 1/ VOLTS
10 20 VOLTS IN STEkS Oh" 0-25 VOLTS. IHF hEAK OUTPUT VuLTAGE
IS PRINTED ALONG *»ITH ThE C Or<r( ESPONDI '^G INPUT VOLTAoE-
These VAL'JE^ permit a QETEP^I mATI uN of LINEAPITY FOk IHE

































































E''i I NSER T THE PR I N TOUT Tl TLE*




XPEAK "»'• rPEArt "
DEFINE The 01 FFEh E-m T I a L tOUATIuN.
Sh( X »Y tZ)
C = l .4755E-14/S0'^( A-tjiCx-Y) )




= 10.0 TO 20.0 b TEp 0.25
EM INSERT ITERATION AND TABULA TiuN DATA.





E = 1 .0/L
T=T0
EM DEFINE THE DRIVING FUNCTION
NG( T)
=-25.0
T<15.0E-b The -J 510
T>47.0E-b IfiE's 510
(y-T0)*H>/) .0 THEN 540
(




5b^ LE I X=h mG( I)
57^ 60 TO 75^
58 k^ HE"* PEKi-OKM TnE d^ilC lTEKAf|oi\.
59/ LEI Z = (I-NG( T + h/2)-t-f>iG( I-H/2) )/H
bk)0 LET X = f-i\iG( T)
bl^ LEI K1=FNP(X .Y tZ)
62i} LET Z1=( FIxG( I + d) -hNG( I) )/H
63^ LEI Xl=FNG( T+H/2)
b4^ LEI Yl=r*H*Kl/2
65^ LET K2 = HNF(xl tY 1 »Z1 )
bbv* LET Y2=Y+n*n^/2
o7v) LET rt3=FNr( X 1 »Y2 »Z1 )
Ddy) LET Y3=Y+h«Kj
etJ<) LET X2=F'MG( T*h)
7^/) LET Z2 = ( Fi\G( i>3*H/2) -ri\tj( T + H/2) ) /rt
71i£) LEI ^^UrFi'^hC X2 »Y3 Z2)
72id LEI Y =rn*(r^ 1^^*f^2 + 2•^^3>^^ <i) /b«<"
73J LEI T=I*n
74'J HE;*' OritCK TO SEE IF I I '5 U ^t TO PWI.n
75^ IF ( T + H-:j)*iGN( L) + 1 •0E-9> = /'.a T-E^ 7o^
7d^ lei K=T+H
7 7/^ GO 10 79v)
7rt/ LEI K=o
79^ LET ii = l .mK E*k)/E+L*(SG'\(m) -1 .^)/2
6^'^ IF ( AfL-K)*SGi\(L)-1 •/^E-:l> = t' .^ TnEN 82^
81^J LET a=A + L
a^^ IF ( T-i)*SGiN( L)-^1 •.?E-9>=^ .^ THEN 6 bv*
b3^ LET Q=A
8 4j) GuSUd 9 4'<)
d 5^ I F H=3 Tnt.'* 3 8t)
dcK) 00 10 59k)
8 7z) REM ARE '/»£ 00i\E Y E I?
nod IF ad5(K-A) <»i).5£-9 THEN 9U
d9K> LEI Q=K
9^^ GObUd 'dAv^
9ly i^Ea I I
92i) STOP
93^ kEm ITEkATIOn and Phir-JlOUl SUcrtOuTlNE-
94k^ LET H1=Q-T
95.} LEI Z3=( FiNiG( T*Hl/2)-FNG( I-Hl/2) )/Hl
yb^ LET x3=Fi.G( T)
y7«) LEI r^5 = F(\F(X3 »Y »Z3)
9dt> LEI Z4 = ( FnG( I-^HI )-FMG( T) )/H1
99k^ LET X4=FiN.G( T>h1/2)
1/jv^k) LET Y4 = r+Hl«r\5/2
1^1^ LEI Kb = Fi\F(x4»Y4»Z4)






LET ;^b = Pi\G( T-^Ml)
LET Zb = ( H:Mo( Tf3*Hl/2) -FNG( T*H1/2) ) /HI
LET K8=F\l-(Ab»Yb»Z5)
LET Y7 = Y*Hl*(Kb+2*K6+2*^7-»-r\d)/6.v?














































A KHOGrtAM rO FIT A CUrtVE THrtJUGn A SEf Oh DA U
dr The METnuD Oh LEAST SQUARES.
N IwUluAfEi The TYh-E Oh" CUKVt TO -it. UiEO Tu FIT The OAlA.
\ri^ p(j«EH FU.\CTl(JN r=A*XT'3 *»1LL -:< E SELECTEu IF N = <5.
The EX»-UNt'>aUL rUK'CTlON r = :i* Exh ( t* < ) ^ILL ^h SELcCiEu IF \-\ *
IH6 kOLYi^O.-*! AL Y=0( 1 )*CU)»x*C(3)*x r2> ...-t-C( l/iJ *x TM **iLL jc
SELECTED I i- h EXCEEDS 1. (M »(/ILL li^DIUAiE THE DEurtcE Or irr
rOLTNOy-IAL* FuK EXAMPLE* N=3 INDICATES a S EC OND-uE ut EE ruLY-
\0'«IAL» NOTE That i\ IS ThE NU.-oEw OF CO><STaMb \U Tnt
kgly No-^i al--h£.\ce» n ca;\N'jT Exceed te^*
The HrtOGnA.v^ KEOUIrES TnE FOLLunING INPUTS:
57i^ LET ^ = [***] ThE NUV-jEK OF DATA PAIrt:j» NuT Tu
EXCEED li^<) PGIfiTi.
5b^ LET N =C**: TrtE TYrE OF CUnvE TO bE FlfTEu Ai
DISCUSSED AdOVE. N CA.vjNOT ExCEEu
1«} OK 'M 'a(HIChEVEh IS S>1ALLt:^^•
by«) LET U'=C*3 The DEoIkEU OUIFUT FOKm, 1 Oh 2.
'o^'A DAM x(1). Y(1)» X(^)» r(2) Inc Du I A TO rt E FITiEu
\\:i INFAIRitXANLY*:ii
7'^k) DA TA X( M) » Y ( «i) MANY as ^1 LL h I T A L i iMt»
71^ PkINT 'MmE title DESIhED GN ThE OuTrUT FrrlWuul"
/iIThI.'m ThE PriOGKAM* ThE FOLLG-«Ii\o DATA I :> CONTAi\EO:
A(I»J) = THE COEFFICIENTS OF Thc UNKimGw^ CONoTANii
C(j) =thE unknown Constants that define the fitted cukve»
D(J) =Th£ right hand terms OF ThE S I VUL T A NcOUS ECUAilui-o.
Ih 1^ IS 1«^» The UNf<:v0>»N CONSTANTS AND ThE DA i A POlNii A«E
hKlNTED 0UT» if \'A is 2 -v^ » ThE SYSTEM OF LINEAR EQUAllC.-.b
IS PRINTED* AS *ELL Ai THE UNKN0«r< CONSiANTS AND TmE OAU
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1 /' 5 .1
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L h i I V5



























rrt I « F
t 'jr! '^. = 1
rtEAu X




I h w> =
hjr '^ = 1
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